



27A 650V N-CHANNEL POWER MOSFET

Description


The power MOSFET using **super junction** technology that can realize very low on-resistance and gate charge. It will provide much high efficiency by using optimized charge coupling technology. These user friendly devices give an advantage of Low EMI to designers as well as low switching loss.

Features

- $R_{DS(ON)} \leq 105m\ \Omega$ @ $V_{GS}=10V, I_D=13.5A$
- Fast switching capability
- Low On-Resistance
- 100% Avalanche tested
- 100% ΔV_{DS} tested

Mechanical data

- Case: TO-247-3L
- Approx Weight: 6.3g (0.22oz)
- Lead free finish, RoHS compliant
- Case Material: "Green" molding compound, UL flammability classification 94V-0, "Halogen-free".



Absolute Maximum Ratings (Ta=25°C, Unless Otherwise Specified)

Parameter	Symbols	Ratings	Units
Drain-Source Voltage	V_{DSS}	650	V
Gate-Source Voltage	V_{GSS}	± 30	V
Continuous Drain Current $T_c=25^\circ C$ $T_c=100^\circ C$	I_D	27 18	A
Pulsed Drain Current (Note 2)	I_{DM}	97	A
Avalanche Energy Single Pulsed (Note 3)	E_{AS}	841	mJ
Power Dissipation ($T_c = 25^\circ C$)	P_D	322	W
Operating junction and storage temperature	T_J, T_{STG}	-55 ~ +150	$^\circ C$

Notes:

1. Absolute maximum ratings are those values beyond which the device could be permanently damaged. Absolute maximum ratings are stress ratings only and functional device operation is not implied.
2. Repetitive Rating: Pulse width limited by maximum junction temperature.
3. $L=10mH, V_{DD}=50V, R_G=25\Omega, \text{Starting } T_J=25^\circ C$

Thermal Resistance

Parameter	Symbols	Ratings	Units
Thermal resistance, junction – case.	R_{thJC}	0.39	$^\circ C/W$
Thermal resistance, junction – ambient(min. footprint)	R_{thJA}	62	$^\circ C/W$



Electrical Characteristics (Ta=25°C, Unless Otherwise Specified)


Parameter	Symbols	Test Conditions	Min	Typ	Max	Units
Off Characteristics						
Drain-Source Breakdown Voltage	BV_{DSS}	$V_{GS}=0V, I_D=250\mu A$	650			V
Drain-Source Leakage Current	I_{DSS}	$V_{DS}=650V, V_{GS}=0V$			1.0	μA
Gate- Source Leakage Current	Forward	I_{GSS}			100	nA
	Reverse				-100	
On Characteristics						
Gate Threshold Voltage	$V_{GS(TH)}$	$V_{DS}=V_{GS}, I_D=250\mu A$	2		4	V
Static Drain-Source On-State Resistance	$R_{DS(ON)}$	$V_{GS}=10V, I_D=13.5A$		75	105	$m\Omega$
Transconductance	g_{fs}	$V_{DS}=20V, I_D=13.5A$		4		S
Dynamic Characteristics						
Input Capacitance	C_{ISS}	$V_{DS}=25V,$ $V_{GS}=0V,$ $f=1.0MHz$		2850		pF
Output Capacitance	C_{OSS}			2250		pF
Reverse Transfer Capacitance	C_{RSS}			65		pF
Gate resistance	R_G			7		Ω
Switching Characteristics						
Total Gate Charge (Note 1)	Q_G	$V_{DS}=400V, V_{GS}=10V,$ $I_D=13.5A$ (NOTE1,2)		35		nC
Gate-Source Charge	Q_{GS}			9.2		nC
Gate-Drain Charge	Q_{GD}			12		nC
Turn-On Delay Time (Note 1)	$t_{D(ON)}$	$V_{DS}=400V, I_D=13.5A$ $R_G=25\Omega, V_{GS}=10V$ (NOTE1,2)		15		ns
Turn-On Rise Time	t_R			10		ns
Turn-Off Delay Time	$t_{D(OFF)}$			70		ns
Turn-Off Fall Time	t_F			8		ns
Drain-Source Diode Characteristics And Maximum Ratings						
Maximum Body-Diode Continuous Current	I_S				27	A
Drain-Source Diode Forward Voltage (Note 1)	V_{SD}	$I_{SD}=27A, V_{GS}=0V$			1.2	V
Reverse Recovery Time (Note 1)	t_{rr}	$I_F=13.5A$		436		ns
Reverse Recovery Charge	Q_{rr}	$di/dt=100A/\mu s$		4		μC

Notes:


1. Pulse Test: Pulse width $\leq 300\mu s$, Duty cycle $\leq 2\%$.
2. Essentially independent of operating temperature.




Test Circuits and waveforms




Switching Test Circuit




Switching Waveforms




Gate Charge Test Circuit



Charge
Gate Charge Waveform




Unclamped Inductive Switching Test Circuit




Unclamped Inductive Switching Waveforms



Test Circuits and waveforms



Peak Diode Recovery dv/dt Test Circuit



Peak Diode Recovery dv/dt Waveforms



Typical Characteristics

Fig.1 Output characteristics




Fig.2 Power Dissipation




Fig.3 Drain Current Derating




Fig.4 Drain-Source On-Resistance vs. Drain Current




Fig.5 Gate Threshold Voltage vs. Junction Temperature




Fig.6 Body-diode Forward Characteristics




Fig.7 Drain-Source On-Resistance vs. Junction Temperature





Fig.8 Breakdown Voltage vs. Junction Temperature





Typical Characteristics

Fig.9 Capacitance Characteristics




Fig.10 Gate Charge Characteristics




Fig.11 Safe Operating Area






Fig.12 Max. Transient Thermal Impedance





Package Outline
Through Hole Package ; 3 leads

TO-247-3L



Marking

Type number	Marking code
W65R105ET	W65R105ET



Important Notice and Disclaimer

Jingdao Microelectronics reserves the right to make changes to this document and its products and specifications at any without notice.

Customers should obtain and confirm the latest product information and specifications before final, purchase or use.

Jingdao Microelectronics makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, not does Jingdao Microelectronics assume any liability for application assistance or customer product design.

Jingdao Microelectronics does not warrant or accept any liability with products which are purchased or used for any unintended or unauthorized application.

No license is granted by implication or otherwise under any intellectual property rights of Jingdao Microelectronics.

Jingdao Microelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of Jingdao Microelectronics.